Techware: Nvidia CPU

<table align="center" cellpadding="0" cellspacing="0" class="tr-caption-container" style="margin-left: auto; margin-right: auto; text-align: center;"><tbody>
<tr><td style="text-align: center;"><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEioX8olgQMOe7UonYCQdB6IqE5947GxYGdvvOrjsEMToceoOepeQn3eti2RrUKJtvpBTciEeq0DTiqZm023TeLumBPeGeV9HCycCY4kmxIQTZMxGEsdNhwuWPmKyMdhFD0YNWbH4ztofvje/s1600/nvidia_logo_white.jpg" imageanchor="1" style="margin-left: auto; margin-right: auto;"><img border="0" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEioX8olgQMOe7UonYCQdB6IqE5947GxYGdvvOrjsEMToceoOepeQn3eti2RrUKJtvpBTciEeq0DTiqZm023TeLumBPeGeV9HCycCY4kmxIQTZMxGEsdNhwuWPmKyMdhFD0YNWbH4ztofvje/s1600/nvidia_logo_white.jpg" /></a></td></tr>
<tr><td class="tr-caption" style="text-align: center;"><i>Nvidia</i></td></tr>
</tbody></table><br />
The information we have at hand is that Project Denver CPU core is looking to be very much aligned with T40, i.e. "Tegra 4" i.e. Wayne. According to internal schedule, Wayne silicon is going to be taped out in the next couple of weeks, with developers getting their hands on prototype silicon in December 2011.Wayne silicon is consisted out of four ARM cores (NVIDIA is not disclosing the core type, teasing that it might be either A15 or PD) and up to 64 GPU cores. <br />
<br />
<table align="center" cellpadding="0" cellspacing="0" class="tr-caption-container" style="margin-left: auto; margin-right: auto; text-align: center;"><tbody>
<tr><td style="text-align: center;"><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEhlOJ8dosOxCRO4INJCtKK5_YDo2iH6OxxQdDhEgKxdYb6v6hNtCuJ9M0oiu30zThJ5s7A_srtHCbSQagKUFoIqJtyMKFAPkejqPSRdTURnPMzgXfM5u5xVxyf3N9hhlecgzUNjme4Pni3q/s1600/Tegra+2+Chip.jpg" imageanchor="1" style="margin-left: auto; margin-right: auto;"><img border="0" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEhlOJ8dosOxCRO4INJCtKK5_YDo2iH6OxxQdDhEgKxdYb6v6hNtCuJ9M0oiu30zThJ5s7A_srtHCbSQagKUFoIqJtyMKFAPkejqPSRdTURnPMzgXfM5u5xVxyf3N9hhlecgzUNjme4Pni3q/s1600/Tegra+2+Chip.jpg" /></a></td></tr>
<tr><td class="tr-caption" style="text-align: center;"><i>Tegra Chip</i></td></tr>
</tbody></table><br />
During the same month (December 2011), NVIDIA plans to tape out the  first silicon based on Project Denver, which combines up to 8-core  custom NVIDIA-ARM 64-bit CPU with a GeForce 600-class "Kepler" GPU. The company  had a lot of issues in development of a CPU and the general consensus is  that NVIDIA is take a conservative approach with a single 28nm PD CPU  design and the 28nm Kepler-based GPU. <br />
<br />
The interesting bit that we heard is that  Project Denver is geared towards "full PhysX support". <br />
<br />
<table align="center" cellpadding="0" cellspacing="0" class="tr-caption-container" style="margin-left: auto; margin-right: auto; text-align: center;"><tbody>
<tr><td style="text-align: center;"><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEgRnVvRT6hOipymiSEefFSg8Ma6gmqRUIfDWhy3KP2ucNGeMZzYLIcx-RC_hwBVqNsdR0dmHqLoWsd4A0E1pcY2CdN02_iEwp5z5E78AZaf2hNbkXRLdHv5sCFA63Y5xeO_7CNQcRJPJo1g/s1600/nvidia_cuda_roadmap.jpg" imageanchor="1" style="margin-left: auto; margin-right: auto;"><img border="0" height="359" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEgRnVvRT6hOipymiSEefFSg8Ma6gmqRUIfDWhy3KP2ucNGeMZzYLIcx-RC_hwBVqNsdR0dmHqLoWsd4A0E1pcY2CdN02_iEwp5z5E78AZaf2hNbkXRLdHv5sCFA63Y5xeO_7CNQcRJPJo1g/s640/nvidia_cuda_roadmap.jpg" width="640" /></a></td></tr>
<tr><td class="tr-caption" style="text-align: center;"><i>Nvidia Cuda GPU Roadmap</i></td></tr>
</tbody></table><br />
Unlike AMD's APU design, where CPU and GPU parts connect to the memory controller at the speed of DDR3 memory, Project Denver is looking for a more direct communication between CPU and GPU cores, i.e. relying on the best GPU design can offer: high-bandwidth connection. NVIDIA is not taking the conventional route with L1, L2 and L3 cache design, since the GPUs have 1TB/s+ connections to its cache memory, similar approach is rumored for Denver core design as well. Just like in the GPUs, memory controller takes the larger portion of the die and connects CUDA cores with CPU cores and CPU will have priority access to the bandwidth needed.<br />
<br />
NVIDIA doesn't want to clock it to heavens' high, but rather to squeeze each IPC (Instruction Per Clock) as possible. Still, it is realistic to expect 2.0-2.5GHz for CPU and similar clock for the GPU part, with memory controller and the rest of the silicon working at a lower rate to keep everything well fed. However, NVIDIA needs around 10%-25% of the total bandwidth available for the CPU portion, keeping the GPU well fed with system memory.<br />
<br />
The design for the motherboards for notebooks, desktops and servers is also under way, with PCIe 3.0 being touted as the main connectivity feature, alongside USB 3.0 and SATA 6Gbps. According to the information given, nV is going to attack all remaining fronts - light notebooks will be covered by lower-scaled Tegra 3 and 4 (smartphone/tablet/netbook/t'n'l notebooks), more powerful silicon will be used for lighter-use notebooks and desktops, while the server play is probably the most interesting strategy.<br />
<br />
From one side, within one generation of PD CPU designs, NV wants to enter the blade market and offer a powerful GPU, but from another, the company wants to get rid of the demands for Intel or AMD x86 cores in their Tesla business (one Tesla GPGPU requires one x86 CPU - Xeon or Opteron for "feeding"). Removing X86 from that equation will significantly boost the profit outlook, just like AMD and Intel are enjoying charging an arm and a leg for the same silicon used in their desktop/notebook computers.<br />
<br />
Source <a href="http://www.brightsideofnews.com/news/2011/7/18/1st-silicon-with-nvidia-project-denver-is-an-8-core-arm2c-256-cuda-core-apu.aspx">here</a>.

Nvidia The information we have at hand is that Project Denver CPU core is looking to be very much aligned with T40, i.e. "Tegra 4...

Laman

NVIDIA Project Denver: 8-core 64bit ARM and 256 Kepler CUDA cores